sync-fifo

Here are 2 public repositories matching this topic...

Systolic-Tensor-Core, References the "Systolic Array" architecture used in TPUs.

systemverilog pwm hardware-accelerator sync-fifo 2stage-mac

- Synchronous FIFO operates under a single clock domain, meaning both read and write actions are triggered by the same clock signal.

sync-fifo

Add a description, image, and links to the sync-fifo topic page so that developers can more easily learn about it.

To associate your repository with the sync-fifo topic, visit your repo's landing page and select "manage topics."