Electronics and Computer Science Student • Open Source Contributor
Python | Machine Learning | Embedded Systems | IoT
Building projects, solving issues, and learning every day 🚀
Popular repositories Loading
-
traffic-controller
traffic-controller PublicAn FPGA-based smart traffic light controller designed using Verilog HDL and implemented as a Finite State Machine (FSM). The system manages normal traffic signal sequencing and includes an emergenc…
Verilog
-
BiblioDrift
BiblioDrift PublicForked from devanshi14malhotra/BiblioDrift
Feels like wandering through a warm, quiet bookstore...
Python
-
ML-CaPsule
ML-CaPsule PublicForked from Niketkumardheeryan/ML-CaPsule
ML-capsule is a Project for beginners and experienced data science Enthusiasts who don't have a mentor or guidance and wish to learn Machine learning. Using our repo they can learn ML, DL, and many…
Jupyter Notebook
-
mess-food-feedback-analyzer
mess-food-feedback-analyzer PublicForked from Aniket-Singh10/mess-food-feedback-analyzer
A machine learning project that analyzes and predicts mess food ratings based on quality, cleanliness, quantity, and taste using Python and Linear Regression.
Python
-
arnio
arnio PublicForked from im-anishraj/arnio
C++ accelerated data quality toolkit for Python: CSV parsing, cleaning, schema validation, profiling, and pandas integration.
Python
-
4-bit-processor-verilog
4-bit-processor-verilog PublicImplementation and simulation of a custom 4-bit processor using Verilog and Xilinx Vivado
Verilog
If the problem persists, check the GitHub status page or contact support.
