Verilog Implementation of a Digital Combinational Lock which unlocks when a specific 3 bit sequence is entered.
-
Updated
Nov 6, 2024 - Verilog
#
d-flip-flop
Here are 2 public repositories matching this topic...
This project demonstrates design verification of a D Flip Flop using UVM methodology. It includes driver, monitor, scoreboard, and testbench components to validate functionality, ensure correct timing, and report mismatches. A clean, modular flow highlights reusable verification practices.
systemverilog uvm design-verification uvm-verification d-flip-flop d-flipflop-uvm-verification design-verification-project
-
Updated
Jan 7, 2026 - SystemVerilog
Improve this page
Add a description, image, and links to the d-flip-flop topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the d-flip-flop topic, visit your repo's landing page and select "manage topics."