Ph.D. Student @ CUHK CSE | B.S. @ ZJU @illinois EE
-
The Chinese University of Hong Kong
- Hong Kong SAR
- sy2u.github.io
Highlights
- Pro
Pinned Loading
-
IWD-OoO-Processor
IWD-OoO-Processor PublicA 2-way superscalar out-of-order (OoO) RISC-V processor implemented in SystemVerilog. Course final project of ECE411@UIUC (Fall 2024), first place in final competition.
Verilog
-
Illinix-OS
Illinix-OS PublicAn x86 Unix-like operating system. Course final project of ECE391@UIUC (Spring 2024).
C
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.


