Skip to content

Verilog: import#1642

Draft
kroening wants to merge 1 commit intomainfrom
verilog-import
Draft

Verilog: import#1642
kroening wants to merge 1 commit intomainfrom
verilog-import

Conversation

@kroening
Copy link
Collaborator

This adds 1800 2017 26.3 import declarations.

This adds 1800 2017 26.3 import declarations.
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

Projects

None yet

Development

Successfully merging this pull request may close these issues.

1 participant