Skip to content

Comments

PLC2's Release of more AXI4Lite-components#37

Open
stefanunrein wants to merge 5 commits intoVHDL:devfrom
PLC2:plc2/release
Open

PLC2's Release of more AXI4Lite-components#37
stefanunrein wants to merge 5 commits intoVHDL:devfrom
PLC2:plc2/release

Conversation

@stefanunrein
Copy link

@stefanunrein stefanunrein commented Feb 18, 2026

New Features

  • New AXI4-Lite components:
    • axi4lite_HighResolutionClock
    • axi4lite_OCRAMAdapter
    • axi4lite_UART
    • axi4lite_DRPBridge

Changes

  • Files cleanup
  • Whitespace cleanup
  • Removed editor settings - .editorconfig is widely adopted.
  • Bumped OSVVM version.

Documentation

  • Documentation pages for new modules
  • Bumped documentation dependencies

Tests

  • More test-cases

CI

  • Updated pipeline scripts.

Paebbels and others added 5 commits October 13, 2025 09:29
Co-authored-by: Srikanth Boppudi <Srikanth.Boppudi@plc2.de>
Co-authored-by: Nimitha Mallikarjuna <>
Co-authored-by: Adrian Weiland <Adrian.Weiland@plc2.de>
Co-authored-by: Patrick Lehmann <Patrick.Lehmann@plc2.de>
Co-authored-by: Asif Iqbal <Asif.Iqbal@plc2.de>
Co-authored-by: Jonas Schreiner <jonas.schreiner@plc2.de>
# Conflicts:
#	.sigasi/project.sigasi
#	regression.tcl
made pipeline stageless, merge junit reports
fix naming
test simple pages job
fix reset Oram adapter
added Miktex job, enabled pages for NVC
Edit AXI4Lite_Register_initial.vhdl
added Sphinx job

Co-authored-by: Patrick Lehmann <Patrick.Lehmann@plc2.de>
Co-authored-by: Patrick Lehmann <Paebbels@gmail.com>
@Paebbels Paebbels added this to the v2.3.0 milestone Feb 23, 2026
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

3 participants