Popular repositories Loading

1. Assignment1_XOR Assignment1_XOR Public

   Python

2. Assignment2_Interface Assignment2_Interface Public

   Verilog

3. NASSCOM_SEMICONDUCTOR_WORKSHOP-July-4-to-13-2025 NASSCOM_SEMICONDUCTOR_WORKSHOP-July-4-to-13-2025 Public

4. SILICLUSTER_UART_TX_and_UART_RX_2025 SILICLUSTER_UART_TX_and_UART_RX_2025 Public

   Verilog implementation of UART Transmitter and Receiver modules designed for Silicluster 2025 using SkyWater 130 nm PDK. Includes RTL design, functional testbenches, OpenLane-generated GDS layouts,…

   Verilog

5. ARM32_BIT_CPU_DESIGN ARM32_BIT_CPU_DESIGN Public

   SystemVerilog

6. MICROWATT_AXI_WISHBONE_APB_SOC_2025 MICROWATT_AXI_WISHBONE_APB_SOC_2025 Public

   End-to-end Microwatt-based SoC with AXI-Lite, Wishbone, and APB buses, fully verified using Cocotb and taken from RTL to GDSII on Sky130 using OpenLane.

   Verilog