Skip to content

Add a bounds type for SystemVerilog style slicing #12

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Draft
PeterCDMcLean wants to merge 5 commits into
base: master
Choose a base branch
from

Fix rebase issue

c9a3aeb
Select commit
Loading
Failed to load commit list.
Draft

Add a bounds type for SystemVerilog style slicing #12

Fix rebase issue
c9a3aeb
Select commit
Loading
Failed to load commit list.
Codecov / codecov/patch failed Apr 1, 2026 in 0s

77.27% of diff hit (target 85.35%)

View this Pull Request on Codecov

77.27% of diff hit (target 85.35%)

View more details on Codecov