Skip to content
View Marisa-Mathew's full-sized avatar

Block or report Marisa-Mathew

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. -Image-Edge-Detection-on-FPGA-Sobel-Filter--Verilog -Image-Edge-Detection-on-FPGA-Sobel-Filter--Verilog Public

    This project implements real-time edge detection on grayscale images using the Sobel filter algorithm, designed in Verilog and simulated in Xilinx Vivado. A sliding 3×3 window is applied to each pi…

    Verilog 3

  2. Theft-Analysis-Using-AI-and-Computer-Vision Theft-Analysis-Using-AI-and-Computer-Vision Public

    This project mainly focuses on AI and machine learning using computer vision to analysis different kinds of approach on theft.

    Python 1

  3. Machine-Learning-Based-Driver-Drowsiness-Detection-System Machine-Learning-Based-Driver-Drowsiness-Detection-System Public

    This project implements a real-time driver drowsiness detection system using a Raspberry Pi equipped with an OV camera module. The system employs computer vision (OpenCV) and machine learning techn…

    Python 1

  4. code code Public

  5. High-Speed-Communication-Protocol-in-FPGA-Architecture High-Speed-Communication-Protocol-in-FPGA-Architecture Public

    VHDL

  6. Arithmetic-Logic-Unit-ALU-Hardware-Design-on-FPGA Arithmetic-Logic-Unit-ALU-Hardware-Design-on-FPGA Public

    This project mainly focuses on building an ALU which performs arithmetic and logic functions using verilog and FPGA

    Verilog