Skip to content
View MBGustav's full-sized avatar
  • UFSCar/Sรฃo Carlos

Highlights

  • Pro

Block or report MBGustav

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please donโ€™t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this userโ€™s behavior. Learn more about reporting abuse.

Report abuse
MBGustav/README.md

Welcome to my code World!

Profile views

    ๐ŸŒŽ Gustavoโ€™s Code World

About me:

class HWEngineer:
    def __init__(self):
        self.name = "Gustavo Barreto"
        self.role = "HW Systems Engineer"
        self.location = "๐ŸŒŽ"
        self.languages = ["Portuguese", "English", "French", "Spanish"]

    def studies_axes(self):
        return {
            Studies: "Computer Architecture & Embedded Design, Digital Systems",
            Research: "Hardware acceleration & reconfigurable computing",
            Interests: [
                "FPGA-based acceleration",
                "Real-time embedded systems",
                "Low-level optimization",
                "Hardware/software co-design"
            ],
            Projects: "FPGA (Quartus, Gowin), ESP32, RTOS, Linux Embedded"
        }

    def expertise(self):
        return [
            "FPGA Design (VHDL / Verilog / SystemVerilog)",
            "Digital Signal Processing on hardware (DSP pipelines)",
            "Embedded Systems (ARM Cortex-M, ESP32)",
            "RTOS (FreeRTOS)",
            "Hardware-software co-design & interface protocols (SPI, I2C, UART, CAN basics)",
            "Performance embedded optimization & timing analysis"
        ]

        def tools(self):
            return {
                "EDA / FPGA": ["Intel Quartus Prime", "Yosys"],
                "Embedded / Build": [ "PlatformIO" ],
                "Dev / Collaboration": [ "Git", "Docker"],
                "Languages / Data": [ "C", "C++", "SQL"],
                "Parallel / Acceleration": [ "MPI", "NVIDIA CUDA"],
            }

Goals & Interests

๐Ÿš€ Current Goals

FPGA Development

  • Build and optimize RTL designs (VHDL / Verilog / SystemVerilog) for real-time systems.
  • Implement hardware acceleration pipelines for DSP and control applications.

Hardware Design

  • Improve understanding of digital architecture, timing closure, and synthesis optimization.

  • Work on FPGA co-design systems with high-performance constraints.

๐Ÿ” Main Interests

Reconfigurable Computing & Parallelism

  • FPGA-based acceleration for signal processing and control systems.
  • Parallel computing and heterogeneous acceleration (CUDA on GPUs, multi-core/embedded parallelism).

Low-Level Embedded Engineering

  • Bare-metal development and peripheral-level optimization (SPI, I2C, UART, CAN).

Real-Time Systems

  • Deterministic architectures for robotics and automation.

Skills

EDA / FPGA Tools

Yosys Intel Quartus Prime Verilator Icarus Verilog cocotb GTKWave

Architectures / Platforms

RISC-V ESP32 MicroPython

Languages / Dev Tools

C C++ Docker Git SQL MPI NVIDIA CUDA

GitHub Stats

GitHub stats Card GitHub top-langs Card

Pinned Loading

  1. pp_playground pp_playground Public

    Jupyter Notebook 2 1

  2. UvmPlayground UvmPlayground Public

    Um repositorio para aprendizado de Testbench Formais

    Python

  3. PlanetarySystem PlanetarySystem Public

    Developing a planetary system for OOP educational purposes

    C++