Popular repositories Loading

1. RALBot-header RALBot-header Public

   Forked from zhajio1988/RALBot-header

   🪲Generate C/Verilog header file from compiled SystemRDL input

   Python 2

2. verilog-axis verilog-axis Public

   Forked from alexforencich/verilog-axis

   Verilog AXI stream components for FPGA implementation

   Python

3. verilog-ethernet verilog-ethernet Public

   Forked from alexforencich/verilog-ethernet

   Verilog Ethernet components for FPGA implementation

   Verilog

4. tcam tcam Public

   Forked from mcjtag/tcam

   TCAM (Ternary Content-Addressable Memory) in Verilog

   Verilog

5. Chisel-FFT-generator Chisel-FFT-generator Public

   Forked from IA-C-Lab-Fudan/Chisel-FFT-generator

   FFT generator using Chisel

   Verilog

6. fusesoc-generators fusesoc-generators Public

   Forked from fusesoc/fusesoc-generators

   A collection of core generators to use with FuseSoC

   Python