processor

A simple 16-bit single cycle MIPS processor written in verilog.

Name		Name	Last commit message	Last commit date
Latest commit History 9 Commits
__pycache__		__pycache__
legacy		legacy
.gitignore		.gitignore
README.md		README.md
alu.v		alu.v
asm.py		asm.py
branch.v		branch.v
build		build
control.mem		control.mem
control.v		control.v
flags.v		flags.v
im_reg.v		im_reg.v
instructions.py		instructions.py
processor.v		processor.v
program_counter.v		program_counter.v
register.v		register.v
rom.mem		rom.mem
rom.v		rom.v
sign_ext.v		sign_ext.v
test		test
test_alu.cpp		test_alu.cpp
test_branch.cpp		test_branch.cpp
test_processor.cpp		test_processor.cpp
unit_pc_rom.v		unit_pc_rom.v

Provide feedback