Skip to content

Pull requests: DepTyCheck/verilog-model

New pull request New
5 Open 64 Closed
5 Open 64 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Reviews
Filter by reviews
No reviews Review required Approved review Changes requested
Assignee
Filter by who’s assigned
Assigned to nobody Loading
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Pull requests list

[ new ] Support arrays in VHDL
#238 opened May 18, 2026 by L3odr0id Collaborator Loading…
[ new ] Save latest regression test result
#237 opened May 15, 2026 by L3odr0id Collaborator Loading…
New array rerpresentation (second draft)
#236 opened May 14, 2026 by GlebChili Collaborator • Draft
remove trivially specialised types
#206 opened Mar 30, 2026 by UARTman Collaborator • Draft
Procedural blocks and expressions
#85 opened May 12, 2025 by GlebChili Collaborator • Draft
9
ProTip! What’s not been updated in a month: updated:<2026-04-19.