This repo contains gateware/firmware that was developed for FPGA readout at ASU. VHDL is predominantly used for the synthesizable RTL and testbenches (using GHDL).
Working repository for gateware/fpga-firmware developed at ASU!
ASU-Astronomical-Instrumentation/gateware
Folders and files
| Name | Name | Last commit date | ||
|---|---|---|---|---|