scripts_tools/parser.cfg at develop · dai-pch/scripts_tools · GitHub

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
{
    "meta": {
        "context": ""
    },
    "config": {
        "file_name": "(\\w+)-([^-]+)-(\\d+)-(\\d+).txt$",
        "hierachy": [
            "cpu-<% file_name_match[3] %>",
            "l1-write-buffer-len-<% file_name_match[2] %>",
            "<% file_name_match[1] %>",
            "<% file_name_match[0] %>"
        ],
        "xslx": {
            "book": 0,
            "sheet": 1
        },
        "items": [
            {"regex": "sim_insts\\s+(\\d+)\\s+#",
                "name": "0-insts",
                "value": "<% match[0] %>",
                "type": "int"
            },
            {"regex": "system.switch_cpus_1(\\d*).ipc\\s+(\\d+([.]\\d+)?)\\s+#",
                "name": "1-cpu<% match[0] %>-ipc",
                "value": "<% match[1] %>",
                "normal-by": ["Normal"],
                "type": "float"
                },
            {"regex": "system.l2.overall_miss_rate::total\\s+(\\d+([.]\\d+)?)\\s+#",
                "name": "2-total_miss_rate",
                "value": "<% match[0] %>",
                "normal-by": ["Normal"],
                "type": "float"
                },

            {
                "regex": "system.l2.write_lines\\s+([\\d\\.]+)\\s+#",
                "name": "3-write_lines",
                "value": "<% match[0] %>"
            },
            {
                "regex": "system.l2.write_bytes\\s+([\\d\\.]+)\\s+#",
                "name": "3-write_bytes",
                "value": "<% match[0] %>"
            },
            {
                "regex": "system.l2.write_bits_nonreverce\\s+([\\d\\.]+)\\s+#",
                "name": "3-write_bits_nonreverce",
                "value": "<% match[0] %>"
            },
            {
                "regex": "system.l2.write_bits_actual\\s+([\\d\\.]+)\\s+#",
                "name": "3-write_bits_actual",
                "normal-by": ["Normal"],
                "type": "int",
                "value": "<% match[0] %>"
            },
            {
                "regex": "system.l2.revert_bytes\\s+([\\d\\.]+)\\s+#",
                "name": "3-revert_bytes",
                "value": "<% match[0] %>"
            },
            {
                "regex": "system.l2.write_look_dist::look_(\\d+)\\s+([\\d\\.]+)\\s+#",
                "name": "4-look_distribution_<% match[0] %>",
                "value": "<% match[1] %>"
            },
            {
                "regex": "system.cpu(\\d*).([id]cache).blocked::(\\w+)\\s+([\\d\\.]+)\\s+#",
                "name": "5-cpu<% match[0] %>-<% match[1] %>-blocked::<% match[2] %>",
                "value": "<% match[3] %>"
            },
            {
                "regex": "system.cpu(\\d*).([id]cache).blocked_cycles::(\\w+)\\s+([\\d\\.]+)\\s+#",
                "name": "5-cpu<% match[0] %>-<% match[1] %>-blocked_cycles::<% match[2] %>",
                "value": "<% match[3] %>"
            }
        ]
    }
}