-
Notifications
You must be signed in to change notification settings - Fork 24
Expand file tree
/
Copy pathCargo.toml
More file actions
71 lines (62 loc) · 1.77 KB
/
Cargo.toml
File metadata and controls
71 lines (62 loc) · 1.77 KB
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
[package]
name = "axcpu"
version = "0.3.1"
edition = "2021"
authors = [
"Yuekai Jia <equation618@gmail.com>",
"Youjie Zheng <Azure_stars@126.com>",
"yfblock <321353225@qq.com>",
"Debin <luodebin@kylinos.cn>",
"yanjuguang <coolyanjg@163.com>",
"Grow Zheng <hhmcn@outlook.com>",
"Su Mingxian <aarkegz@gmail.com>",
"hky1999 <keyang.hu@qq.com>",
"RobertYuan <634954435@qq.com>",
]
description = "Privileged instruction and structure abstractions for various CPU architectures"
license = "GPL-3.0-or-later OR Apache-2.0 OR MulanPSL-2.0"
homepage = "https://github.com/arceos-org/axcpu"
repository = "https://github.com/arceos-org/axcpu"
documentation = "https://docs.rs/axcpu"
keywords = ["arceos", "cpu", "architecture", "hal"]
categories = ["embedded", "no-std", "hardware-support", "os"]
rust-version = "1.88.0"
[features]
default = []
fp-simd = []
tls = []
uspace = []
arm-el2 = []
[dependencies]
linkme = "0.3"
log = "0.4"
cfg-if = "1.0"
memory_addr = "0.4"
page_table_entry = "0.6"
static_assertions = "1.1.0"
[target.'cfg(target_arch = "x86_64")'.dependencies]
x86 = "0.52"
x86_64 = "0.15.2"
percpu = "0.4"
lazyinit = "0.2"
[target.'cfg(target_arch = "aarch64")'.dependencies]
aarch64-cpu = "11.2"
tock-registers = "0.10"
[target.'cfg(target_arch = "arm")'.dependencies]
aarch32-cpu = "0.2.0"
[target.'cfg(any(target_arch = "riscv32", target_arch = "riscv64"))'.dependencies]
riscv = "0.16"
[target.'cfg(target_arch = "loongarch64")'.dependencies]
loongArch64 = "0.2.4"
page_table_multiarch = "0.6"
[lints.clippy]
new_without_default = "allow"
[package.metadata.docs.rs]
all-features = true
targets = [
"x86_64-unknown-none",
"aarch64-unknown-none-softfloat",
"riscv64gc-unknown-none-elf",
"loongarch64-unknown-none-softfloat",
"armv7a-none-eabi",
]