forked from silicon-vlsi/silicon-vlsi.github.io
-
Notifications
You must be signed in to change notification settings - Fork 1
Expand file tree
/
Copy path_config.yml
More file actions
39 lines (33 loc) · 691 Bytes
/
_config.yml
File metadata and controls
39 lines (33 loc) · 691 Bytes
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
title: Advanced VLSI Lab., SIT, Bhubaneswar, India
description: Advanced VLSI Lab at Silicon Instute of Technology
Bhubaneswar, Odisha, India is Center of Excellence for
training and research in the area of CMOS Integrated Circuit
Design.
theme: null
#url:
#baseurl:
lang: en
direction: auto
# debug:
# compress: true
# dist: false
# shortcodes: true
readme_index:
with_frontmatter: true
plugins:
- jemoji
- jekyll-avatar
- jekyll-mentions
exclude:
- Makefile
- CNAME
- LICENSE
- update.sh
- Gemfile
- Gemfile.lock
- requirements.txt
- node_modules
- package.json
- package-lock.json
- webpack.config.js
- jekyll-rtd-theme.gemspec